





SN74LVC2T45 SCES516M - DECEMBER 2003 - REVISED OCTOBER 2022


## SN74LVC2T45 Dual-Bit Dual-Supply Bus Transceiver With Configurable Voltage Translation

#### 1 Features

- Fully configurable dual-rail design allows each port to operate over the full 1.65-V to 5.5-V powersupply range
- $V_{CC}$  isolation feature if either  $V_{CC}$  input is at GND, both ports are in the high-impedance state
- DIR input circuit referenced to V<sub>CCA</sub>
- Low power consumption, 4-µA maximum I<sub>CC</sub>
- Available in the Texas Instruments NanoFree™ package
- ±24-mA output drive at 3.3 V
- I<sub>off</sub> supports Partial-Power-Down mode operation
- Maximum data rates:
  - 420 Mbps (3.3-V to 5-V translation)
  - 210 Mbps (translate to 3.3 V)
  - 140 Mbps (translate to 2.5 V)
  - 75 Mbps (translate to 1.8 V)
- Latch-up performance exceeds 100 mA per JESD 78, Class II
- ESD protection exceeds JESD 22
  - 4000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

## 2 Applications

- Personal electronic
- Industrial
- **Enterprise**
- **Telecom**



**Functional Block Diagram** 

## 3 Description

This dual-bit noninverting bus transceiver uses two separate configurable power-supply rails. The A port is designed to track V<sub>CCA</sub>. V<sub>CCA</sub> accepts any supply voltage from 1.65 V to 5.5 V. The B port is designed to track V<sub>CCB</sub>. V<sub>CCB</sub> accepts any supply voltage from 1.65 V to 5.5 V. This allows for universal low-voltage bidirectional translation between any of the 1.8-V, 2.5-V, 3.3-V, and 5-V voltage nodes.

The SN74LVC2T45 is designed for asynchronous communication between two data buses. The logic levels of the direction-control (DIR) input activate either the B-port outputs or the A-port outputs. The device transmits data from the A bus to the B bus when the B-port outputs are activated, and from the B bus to the A bus when the A-port outputs are activated. The input circuitry on both A and B ports are always active and must have a logic HIGH or LOW level applied to prevent excess  $I_{CC}$  and  $I_{CCZ}$ .

The SN74LVC2T45 is designed so that V<sub>CCA</sub> supplies the DIR input circuit. This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The V<sub>CC</sub> isolation feature ensures that if either V<sub>CC</sub> input is at GND, both ports are in the high-impedance state.

#### Package Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	DCT (SM8, 8)	2.95 mm × 2.80 mm
SN74LVC2T45	DCU (VSSOP, 8)	2.30 mm × 2.00 mm
	YZP (DSBGA, 8)	1.89 mm × 0.89 mm

For all available packages, see the orderable addendum at the end of the data sheet.



## Table of Contents

Table of	Officials	
1 Features1	8.2 Functional Block Diagram1	14
2 Applications1	8.3 Feature Description1	4
3 Description1	8.4 Device Functional Modes1	15
4 Revision History2	9 Application and Implementation1	16
5 Pin Configuration and Functions3	9.1 Application Information1	6
6 Specifications4	9.2 Typical Applications1	16
6.1 Absolute Maximum Ratings4	10 Power Supply Recommendations2	20
6.2 ESD Ratings4	10.1 Power-Up Considerations2	20
6.3 Recommended Operating Conditions4	11 Layout2	21
6.4 Thermal Information5	11.1 Layout Guidelines2	21
6.5 Electrical Characteristics6	11.2 Layout Example2	
6.6 Switching Characteristics: V <sub>CCA</sub> = 1.8 V ± 0.15 V7	12 Device and Documentation Support2	22
6.7 Switching Characteristics: V <sub>CCA</sub> = 2.5 V ± 0.2 V7	12.1 Documentation Support2	
6.8 Switching Characteristics: V <sub>CCA</sub> = 3.3 V ± 0.3 V8	12.2 Receiving Notification of Documentation Updates2	
6.9 Switching Characteristics: V <sub>CCA</sub> = 5 V ± 0.5 V8	12.3 Support Resources2	22
6.10 Operating Characteristics9	12.4 Trademarks2	22
6.11 Typical Characteristics10	12.5 Electrostatic Discharge Caution2	22
7 Parameter Measurement Information13	12.6 Glossary2	22
8 Detailed Description14	13 Mechanical, Packaging, and Orderable	
8.1 Overview14	Information2	22
		_
4 Revision History		
NOTE: Page numbers for previous revisions may differ	from page numbers in the current version.	
Changes from Povision L (October 2022) to Povision	n M (Octobor 2022)	

IVO	T.E. I age numbers for previous revisions may differ from page numbers in the current version.	
Ch	anges from Revision L (October 2022) to Revision M (October 2022)	Page
•	Changed the $T_A$ operating free-air temperature back to 85°C	4
Ch	anges from Revision K (June 2017) to Revision L (October 2022)	Page
•	Updated the numbering format for tables, figures, and cross-references throughout the document	1
•	Updated the thermals in the Thermal Information section	5
•	Extended the minimum specifications for lower delays in the Switching Characteristics sections	7
Ch	anges from Revision J (October 2014) to Revision K (June 2017)	Page
•	Changed data sheet title	1
•	Added Junction temperature, T <sub>J</sub> in <i>Absolute Maximum Ratings</i>	4
Ch	anges from Revision I (March 2007) to Revision J (October 2014)	Page
	Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Dev Functional Modes, Application and Implementation section, Power Supply Recommendations section section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Info section	n, Layout ormation

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated



## **5 Pin Configuration and Functions**




Figure 5-1. DCT or DCU Package, 8-Pin SM8 or VSSOP (Top View)

Table 5-1. Pin Functions: DCT, DCU

PIN		TYPE <sup>(1)</sup>	DESCRIPTION					
NAME	NO.	ITPE(*)	DESCRIPTION					
V <sub>CCA</sub>	1	Р	A-port supply voltage. 1.65 V ≤ V <sub>CCA</sub> ≤ 5.5 V					
A1	2	I/O	Input/output A1. Referenced to V <sub>CCA</sub>					
A2	3	I/O	Input/output A2. Referenced to V <sub>CCA</sub>					
GND	4	G	Ground					
DIR	5	ı	Direction control signal					
B2	6	I/O	Input/output B2. Referenced to V <sub>CCB</sub>					
B1	7	I/O	Input/output B1. Referenced to V <sub>CCB</sub>					
V <sub>CCB</sub>	8	Р	B-port supply voltage. 1.65 V ≤ V <sub>CCB</sub> ≤ 5.5 V					

(1) I = input, O = output, P = power, G = ground




Figure 5-2. YZP Package, 8-Pin DSGBA (Bottom View)

Table 5-2. Pin Functions: YZP

	PIN	TYPE <sup>(1)</sup>	DESCRIPTION
NO.	NAME	I TPE(")	DESCRIPTION
A1	V <sub>CCA</sub>	Р	A-port supply voltage. 1.65 V ≤ V <sub>CCA</sub> ≤ 5.5 V
A2	V <sub>CCB</sub>	Р	B-port supply voltage. 1.65 V ≤ V <sub>CCB</sub> ≤ 5.5 V
B1	A1	I/O	Input/output A1. Referenced to V <sub>CCA</sub>
B2	B1	I/O	Input/output B1. Referenced to V <sub>CCB</sub>
C1	A2	I/O	Input/output A2. Referenced to V <sub>CCA</sub>
C2	B2	I/O	Input/output B2. Referenced to V <sub>CCB</sub>
D1	GND	G	Ground
D2	DIR	I	Direction control signal

(1) I = input, O = output, P = power, G = ground



## **6 Specifications**

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
$V_{CCA}$	Supply voltage		-0.5	6.5	V
V <sub>CCB</sub>	- Supply voltage	-0.5	0.5	V	
VI	Input voltage <sup>(2)</sup>		-0.5	6.5	V
Vo	Voltage range applied to any output in the high-impeda	-0.5	6.5	V	
\/	Voltage range applied to any output in the high or low	A port	-0.5	V <sub>CCA</sub> + 0.5	V
Vo	state <sup>(2)</sup> (3)	B port	-0.5	V <sub>CCB</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0	-50		mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0	-50		mA
Io	Continuous output current		-50	50	mA
	Continuous current through V <sub>CC</sub> or GND	-100	100	mA	
T <sub>J</sub>	Junction temperature		150	°C	
T <sub>stg</sub>	Storage temperature		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- (3) The value of V<sub>CC</sub> is provided in the recommended operating conditions table.

## 6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±4000	V
V <sub>(ESD)</sub>	Liectiostatic discharge	Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002 (2)	±1000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)(1) (2) (3)

			V <sub>CCI</sub>	V <sub>cco</sub>	MIN	MAX	UNIT
V <sub>CCA</sub>	Supply voltage				1.65	5.5	V
V <sub>CCB</sub>	Supply voltage				1.65	5.5	V
	·		1.65 V to 1.95 V		V <sub>CCI</sub> × 0.65		
.,	High-level	Data inputs <sup>(4)</sup>	2.3 V to 2.7 V		1.7		V
V <sub>IH</sub>	input voltage	Data inputs (*)	3 V to 3.6 V		2		V
			4.5 V to 5.5 V		V <sub>CCI</sub> × 0.7		
						V <sub>CCI</sub> × 0.35	
.,	Low-level	D (4)	2.3 V to 2.7 V			0.7	V
V <sub>IL</sub>	input voltage	Data inputs <sup>(4)</sup>	3 V to 3.6 V			0.8	V
			4.5 V to 5.5 V			V <sub>CCI</sub> × 0.3	
			1.65 V to 1.95 V		V <sub>CCA</sub> × 0.65		
,,	High-level	DIR	2.3 V to 2.7 V		1.7		.,
V <sub>IH</sub>	input voltage	(referenced to V <sub>CCA</sub> ) <sup>(5)</sup>	3 V to 3.6 V		2		V
			4.5 V to 5.5 V		V <sub>CCA</sub> × 0.7		

Submit Document Feedback

## 6.3 Recommended Operating Conditions (continued)

over operating free-air temperature range (unless otherwise noted)(1) (2) (3)

			V <sub>CCI</sub>	V <sub>cco</sub>	MIN	MAX	UNIT
			1.65 V to 1.95 V			V <sub>CCA</sub> × 0.35	
\/	Low-level	DIR	2.3 V to 2.7 V			0.7	V
V <sub>IL</sub>	input voltage	(referenced to V <sub>CCA</sub> ) <sup>(5)</sup>	3 V to 3.6 V			0.8	V
			4.5 V to 5.5 V			V <sub>CCA</sub> × 0.3	
VI	Input voltage				0	5.5	V
Vo	Output voltage				0	V <sub>CCO</sub>	V
				1.65 V to 1.95 V		-4	
	Lligh lovel output ou	rrant		2.3 V to 2.7 V		-8	m A
I <sub>OH</sub>	High-level output current			3 V to 3.6 V		-24	mA
				4.5 V to 5.5 V		-32	
				1.65 V to 1.95 V		4	
	Low lovel output ou			2.3 V to 2.7 V		8	m A
I <sub>OL</sub>	Low-level output cur	rent		3 V to 3.6 V		24	mA
				4.5 V to 5.5 V		32	
			1.65 V to 1.95 V			20	
		Data innuts	2.3 V to 2.7 V			20	
Δt/Δν	Input transition rise or fall rate	Data inputs	3 V to 3.6 V			10	ns/V
		Control input	4.5 V to 5.5 V			5	
			1.65 V to 5.5 V			5	
T <sub>A</sub>	Operating free-air te	mperature			-40	85	°C

- V<sub>CCI</sub> is the V<sub>CC</sub> associated with the input port.
   V<sub>CCO</sub> is the V<sub>CC</sub> associated with the output port.
   All unused data inputs of the device must be held at V<sub>CCI</sub> or GND to ensure proper device operation. See *Implications of Slow or* Floating CMOS Inputs, SCBA004.
- (4) For V<sub>CCI</sub> values not specified in the data sheet, V<sub>IH</sub> min = V<sub>CCI</sub> × 0.7 V, V<sub>IL</sub> max = V<sub>CCI</sub> × 0.3 V.
   (5) For V<sub>CCI</sub> values not specified in the data sheet, V<sub>IH</sub> min = V<sub>CCA</sub> × 0.7 V, V<sub>IL</sub> max = V<sub>CCA</sub> × 0.3 V.

#### 6.4 Thermal Information

		SN74LVC2T45					
	THERMAL METRIC(1)	DCU	UNIT				
			8 PINS				
$R_{\theta JA}$	Junction-to-ambient thermal resistance	246.4	195.3	105.8	°C/W		
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	95.4	106	1.6	°C/W		
R <sub>0JB</sub>	Junction-to-board thermal resistance	157.8	110.8	10.8	°C/W		
ΨЈТ	Junction-to-top characterization parameter	37	38.3	3.1	°C/W		
ΨЈВ	Junction-to-board characterization parameter	156.9	109.3	10.8	°C/W		

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



#### **6.5 Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)(1) (2)

PARAMETER		TEST CONF	NTIONS	V	V	T,	<sub>4</sub> = 25°C	;	-40°C to +8	35°C	UNIT
		TEST CONDITIONS		V <sub>CCA</sub>	V <sub>CCB</sub>	MIN	TYP	MAX	MIN	MAX	UNII
		I <sub>OH</sub> = -100 μA		1.65 V to 4.5 V	1.65 V to 4.5 V				V <sub>CCO</sub> - 0.1		
V <sub>ОН</sub>		I <sub>OH</sub> = -4 mA		1.65 V	1.65 V				1.2		
		I <sub>OH</sub> = -8 mA	$V_I = V_{IH}$	2.3 V	2.3 V				1.9		V
		I <sub>OH</sub> = -24 mA		3 V	3 V				2.4		
		I <sub>OH</sub> = -32 mA		4.5 V	4.5 V				3.8		
		I <sub>OL</sub> = 100 μA		1.65 V to 4.5 V	1.65 V to 4.5 V					0.1	
		I <sub>OL</sub> = 4 mA		1.65 V	1.65 V					0.45	
$V_{OL}$		I <sub>OL</sub> = 8 mA	$V_I = V_{IL}$	2.3 V	2.3 V					0.3	V
		I <sub>OL</sub> = 24 mA		3 V	3 V					0.55	
		I <sub>OL</sub> = 32 mA		4.5 V	4.5 V					0.55	
I <sub>I</sub>	DIR	V <sub>I</sub> = V <sub>CCA</sub> or GNE	)	1.65 V to 5.5 V	1.65 V to 5.5 V			±1		±2	μA
	A port	\\ or\\ = 0 to E	E \/	0 V	0 to 5.5 V			±1		±2	μA
I <sub>off</sub>	B port	$V_1$ or $V_0 = 0$ to 5.5 V		0 to 5.5 V	0 V			±1		±2	
l <sub>OZ</sub>	A or B port	V <sub>O</sub> = V <sub>CCO</sub> or GN	D	1.65 V to 5.5 V	1.65 V to 5.5 V			±1		±2	μA
		$V_I = V_{CCI}$ or GND, $I_O = 0$		1.65 V to 5.5 V	1.65 V to 5.5 V					3	
$I_{CCA}$				5 V	0 V					2	μΑ
				0 V	5 V					-2	
				1.65 V to 5.5 V	1.65 V to 5.5 V					3	
I <sub>CCB</sub>		$V_I = V_{CCI}$ or GND, $I_O = 0$		5 V	0 V					-2	μΑ
				0 V	5 V					2	
I <sub>CCA</sub> + (see Ta	I <sub>CCB</sub> ible 10-1)	V <sub>I</sub> = V <sub>CCI</sub> or GND	, I <sub>O</sub> = 0	1.65 V to 5.5 V	1.65 V to 5.5 V					4	μΑ
Δ1	A port	One A port at V <sub>CCA</sub> – 0.6 V, DIR at V <sub>CCA</sub> , B port = open		27/4- 5.57/	2.74- 5.57					50	4
ΔI <sub>CCA</sub>	DIR	DIR at V <sub>CCA</sub> – 0.6 B port = open, A port at V <sub>CCA</sub> or		3 V to 5.5 V	3 V to 5.5 V					50	μА
ΔI <sub>CCB</sub>	B port	One B port at V <sub>C</sub> , DIR at GND, A po		3 V to 5.5 V	3 V to 5.5 V					50	μΑ
Cı	DIR	V <sub>I</sub> = V <sub>CCA</sub> or GNE	)	3.3 V	3.3 V		2.5				pF
C <sub>io</sub>	A or B port	$V_{O} = V_{CCA/B}$ or G	ND	3.3 V	3.3 V		6				pF

 $<sup>\</sup>begin{array}{ll} \hbox{(1)} & V_{CCO} \text{ is the } V_{CC} \text{ associated with the output port.} \\ \hbox{(2)} & V_{CCI} \text{ is the } V_{CC} \text{ associated with the input port.} \end{array}$ 



## 6.6 Switching Characteristics: V<sub>CCA</sub> = 1.8 V ± 0.15 V

over recommended operating free-air temperature range,  $V_{CCA}$  = 1.8 V  $\pm$  0.15 V (unless otherwise noted) (see Figure 7-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CCB</sub> = ±0.15	1.8 V	V <sub>CCB</sub> = ±0.2		V <sub>CCB</sub> = ±0.3		V <sub>CCB</sub> = ±0.5		UNIT
	(INPUT)	(001701)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	А	В	3	17.7	2.2	10.3	1.7	8.3	1.4	7.2	ns
t <sub>PHL</sub>		Б	2.8	14.3	2.2	8.5	1.8	7.1	1.7	7	115
t <sub>PLH</sub>	В	А	3	17.7	2.3	16	2.1	15.5	1.9	15.1	no
t <sub>PHL</sub>	В	A	2.8	14.3	2.1	12.9	2	12.6	1.8	12.2	ns
t <sub>PHZ</sub>	DIR	۸	5.5	30.9	5.5	30.5	5.5	30.5	5.5	29.3	ns
t <sub>PLZ</sub>		A	4.3	19.7	4.2	19.6	4.1	19.5	4	19.4	115
t <sub>PHZ</sub>	DIR	В	6	27.9	5	14.9	5	11.3	4.1	8.6	no
t <sub>PLZ</sub>	DIK	Б	5	19.5	3.9	12.6	4.3	9.7	2.1	7.1	ns
t <sub>PZH</sub> <sup>(1)</sup>	DID	А		37.2		28.6		25.2		22.2	
t <sub>PZL</sub> <sup>(1)</sup>	DIR	A		42.2		27.8		23.9		20.8	ns
t <sub>PZH</sub> <sup>(1)</sup>	DID	В		37.4		29.9		27.8		26.6	20
t <sub>PZL</sub> (1)	DIR	D		45.2		39		37.6		36.3	ns

<sup>(1)</sup> The enable time is a calculated value, derived using the formula shown in the *Enable Times* section.

## 6.7 Switching Characteristics: $V_{CCA} = 2.5 V \pm 0.2 V$

over recommended operating free-air temperature range,  $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$  (unless otherwise noted) (see Figure 7-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CCB</sub> = ±0.15		V <sub>CCB</sub> = : ±0.2		V <sub>CCB</sub> = 3 ±0.3		V <sub>CCB</sub> = ±0.5		UNIT	
	(INPOT)	(001701)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
t <sub>PLH</sub>	А	В	2.3	16	1.5	8.5	1.3	6.4	1.1	5.1	ne	
t <sub>PHL</sub>			2.1	12.9	1.4	7.5	1.3	5.4	0.9	4.6	ns	
t <sub>PLH</sub>	В	A	2.2	10.3	1.5	8.5	1.4	8	1	7.5	ns	
t <sub>PHL</sub>	В		2.2	8.5	1.4	7.5	1.3	7	0.9	6.2	113	
t <sub>PHZ</sub>	DIR	А	4.2	17.1	4.2	16.8	4.1	16.8	4.1	16.5	ns	
t <sub>PLZ</sub>	Dilt	^	3.2	12.6	3.2	12.5	3.2	12.3	3	12.3		
t <sub>PHZ</sub>	DIR	В	6	27.9	4.7	13.9	4.7	10.5	3.5	7.6	- ns	
t <sub>PLZ</sub>	Dill		4.2	18.9	3.6	11.2	3.6	8.9	1.4	6.2		
t <sub>PZH</sub> (1)	DIR	A		29.2		19.7		16.9		13.7	no	
t <sub>PZL</sub> (1)	DIK		A 36.4 21.4 17		17.5		13.8	ns				
t <sub>PZH</sub> (1)	DIR	В		28.6		21		18.7		17.4	ns	
t <sub>PZL</sub> <sup>(1)</sup>	Dill			30		24.3		22.2		21.1	113	

<sup>(1)</sup> The enable time is a calculated value, derived using the formula shown in the *Enable Times* section.



## 6.8 Switching Characteristics: $V_{CCA}$ = 3.3 V ± 0.3 V

over recommended operating free-air temperature range,  $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$  (unless otherwise noted) (see Figure 7-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CCB</sub> = ±0.15	1.8 V	V <sub>CCB</sub> = ±0.2		V <sub>CCB</sub> = 3.3 V ±0.3 V		V <sub>CCB</sub> = 5 V ±0.5 V		UNIT	
	(INPOT)	(001701)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
t <sub>PLH</sub>	А	В	2.1	15.5	1.4	8	0.7	5.6	0.7	4.4	ns	
t <sub>PHL</sub>			2	12.6	1.3	7	0.8	5	0.7	4	113	
t <sub>PLH</sub>	В	A	1.7	8.3	1.3	6.4	0.7	5.8	0.6	5.4	ne	
t <sub>PHL</sub>	В	_ ^	1.8	7.1	1.3	5.4	0.8	5	0.7	4.5	ns	
t <sub>PHZ</sub>	DIR	A	4.5	10.9	4.5	10.8	4.4	10.8	4.4	10.4	ns	
t <sub>PLZ</sub>	5		3.4	8.4	3.7	8.4	3.9	8.1	3.3	7.8	110	
t <sub>PHZ</sub>	DIR	В	5.7	27.3	4.7	13.7	4.7	10.4	2.9	7.4	ns	
t <sub>PLZ</sub>	DIK	В	4.5	17.7	3.5	11.3	4.3	8.3	1	5.6	115	
t <sub>PZH</sub> (1)	DIR	А		26		17.7		14.1		11	ns	
t <sub>PZL</sub> (1)	DIK			34.4		19.1		15.4		11.9	115	
t <sub>PZH</sub> (1)	DIR	В		23.9		16.4		13.9		12.2	ne	
t <sub>PZL</sub> (1)	אוט	D		23.5		17.8		15.8		14.4	ns	

<sup>(1)</sup> The enable time is a calculated value, derived using the formula shown in the *Enable Times* section.

## 6.9 Switching Characteristics: $V_{CCA} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range,  $V_{CCA}$  = 5 V  $\pm$  0.5 V (unless otherwise noted) (see Figure 7-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CCB</sub> = ±0.15		V <sub>CCB</sub> = : ±0.2		V <sub>CCB</sub> = 3.3 V ±0.3 V		V <sub>CCB</sub> = 5 V ±0.5 V		UNIT	
	(INPUT)	(001701)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
t <sub>PLH</sub>	А	В	1.9	15.1	1	7.5	0.6	5.4	0.5	3.9	ns	
t <sub>PHL</sub>		В	1.8	12.2	0.9	6.2	0.7	4.5	0.5	3.5	115	
t <sub>PLH</sub>	В	A	1.4	7.2	1	5.1	0.7	4.4	0.5	3.9	ns	
t <sub>PHL</sub>	В	_ ^	1.7	7	0.9	4.6	0.7	4	0.5	3.5	115	
t <sub>PHZ</sub>	DIR	A	2.9	8.2	2.9	7.9	2.8	7.9	2.2	7.8	ns	
t <sub>PLZ</sub>	DIIX	A	1.4	6.9	1.3	6.7	0.7	6.7	0.7	6.6		
t <sub>PHZ</sub>	DIR	В	5.8	26.1	4.4	13.9	4.4	10.1	1.3	7.3	ns	
t <sub>PLZ</sub>	DIK	В	4.7	16.9	3.3	11	4	7.7	1	5.6	115	
t <sub>PZH</sub> (1)	DIR	A		24.1		16.1		12.1		9.5	ne	
t <sub>PZL</sub> (1)	DIK			33.1		18.5		14.1		10.8	ns	
t <sub>PZH</sub> (1)	DIR	В		22		14.2		12.1		10.5	ns	
t <sub>PZL</sub> <sup>(1)</sup>	DIK	<u> </u>		20.4		14.1		12.4		11.3	115	

(1) The enable time is a calculated value, derived using the formula shown in the *Enable Times* section.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated



## **6.10 Operating Characteristics**


 $T_A = 25^{\circ}C$ 

	PARAMETER	TEST CONDITIONS	V <sub>CCA</sub> = V <sub>CCB</sub> = 1.8 V	V <sub>CCA</sub> = V <sub>CCB</sub> = 2.5 V	V <sub>CCA</sub> = V <sub>CCB</sub> = 3.3 V	V <sub>CCA</sub> = V <sub>CCB</sub> = 5 V	UNIT	
C (1)	A-port input, B-port output	C <sub>L</sub> = 0 pF, f = 10 MHz,	3	4	4	4	pF	
B-port input, A-port output		$t_r = t_f = 1 \text{ ns}$	18	19	20	21	Pi	
C (1)	A-port input, B-port output	C <sub>L</sub> = 0 pF,	18	19	20	21	,r	
C <sub>pdB</sub> (1)	B-port input, A-port output	$f = 10 \text{ MHz},$ $t_r = t_f = 1 \text{ ns}$	3	4	4	4	- pF	


<sup>(1)</sup> Power dissipation capacitance per transceiver.



#### 6.11 Typical Characteristics



## **6.11 Typical Characteristics (continued)**



Load Capacitance T<sub>A</sub> = 25°C, V<sub>CCA</sub> = 2.5 V




Figure 6-7. Typical Propagation Delay of High-to-Low (B to A) vs | Figure 6-8. Typical Propagation Delay of Low-to-High (B to A) vs Load Capacitance T<sub>A</sub> = 25°C, V<sub>CCA</sub> = 2.5 V




Figure 6-9. Typical Propagation Delay of High-to-Low (A to B) vs Load Capacitance T<sub>A</sub> = 25°C, V<sub>CCA</sub> = 3.3 V




Figure 6-10. Typical Propagation Delay of Low-to-High (A to B) vs Load Capacitance T<sub>A</sub> = 25°C, V<sub>CCA</sub> = 3.3 V




Figure 6-11. Typical Propagation Delay of High-to-Low (B to A) vs Load Capacitance T<sub>A</sub> = 25°C, V<sub>CCA</sub> = 3.3 V




Figure 6-12. Typical Propagation Delay of Low-to-High (B to A) vs Load Capacitance  $T_A = 25$ °C,  $V_{CCA} = 3.3 \text{ V}$ 

## **6.11 Typical Characteristics (continued)**




Figure 6-13. Typical Propagation Delay of High-to-Low (A to B) vs Load Capacitance  $T_A = 25^{\circ}C$ ,  $V_{CCA} = 5$  V




Figure 6-14. Typical Propagation Delay of Low-to-High (A to B) vs Load Capacitance  $T_A = 25$ °C,  $V_{CCA} = 5$  V




Figure 6-15. Typical Propagation Delay of High-to-Low (B to A) vs Load Capacitance T<sub>A</sub> = 25°C, V<sub>CCA</sub> = 5 V




Figure 6-16. Typical Propagation Delay of Low-to-High (B to A) vs Load Capacitance  $T_A = 25^{\circ}C$ ,  $V_{CCA} = 5$  V


Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

VCCA

V<sub>CCA</sub>/2


#### 7 Parameter Measurement Information




TEST	S1
t <sub>pd</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	$2 \times V_{CCO}$
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

LOAD CIRCUIT
--------------

V <sub>cco</sub>	CL	R <sub>L</sub>	V <sub>TP</sub>
1.8 V ± 0.15 V	15 pF	<b>2 k</b> Ω	0.15 V
2.5 V $\pm$ 0.2 V	15 pF	<b>2 k</b> Ω	0.15 V
3.3 V $\pm$ 0.3 V	15 pF	<b>2 k</b> Ω	0.3 V
5 V $\pm$ 0.5 V	15 pF	<b>2 k</b> Ω	0.3 V



V<sub>CCA</sub>/2



Output

Control

(low-level

NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0 = 50 \Omega$ ,  $dv/dt \geq 1 V/ns$ .
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H. V<sub>CCI</sub> is the V<sub>CC</sub> associated with the input port.
- I.  $V_{CCO}$  is the  $V_{CC}$  associated with the output port.
- J. All parameters and waveforms are not applicable to all devices.

Figure 7-1. Load Circuit and Voltage Waveforms

## **8 Detailed Description**

#### 8.1 Overview

The SN74LVC2T45 is a dual-bit, dual-supply noninverting voltage level translation device.  $V_{CCA}$  supports pin Ax and the direction control pin, and  $V_{CCB}$  supports pin Bx. The A port is able to accept I/O voltages ranging from 1.65 V to 5.5 V, while the B port can accept I/O voltages from 1.65 V to 5.5 V. The high on DIR allows data transmission from A to B and a low on DIR allows data transmission from B to A.

#### 8.2 Functional Block Diagram




Figure 8-1. Logic Diagram (Positive Logic)

#### 8.3 Feature Description

# 8.3.1 Fully Configurable Dual-Rail Design Allows Each Port to Operate Over the Full 1.65-V to 5.5-V Power-Supply Range

Both  $V_{CCA}$  and  $V_{CCB}$  can be supplied at any voltage between 1.65 V and 5.5 V making the device suitable for translating between any of the voltage nodes (1.8-V, 2.5-V, 3.3-V, and 5-V).

#### 8.3.2 Support High-Speed Translation

SN74LVC2T45 can support high data rate applications. The translated signal data rate can be up to 420 Mbps when signal is translated from 3.3 V to 5 V.

### 8.3.3 I<sub>off</sub> Supports Partial-Power-Down Mode Operation

I<sub>off</sub> will prevent backflow current by disabling I/O output circuits when the device is in Partial-Power-Down mode. The inputs and outputs for this device enter a high-impedance state when the device is powered down, inhibiting current backflow into the device. The maximum leakage into or out of any input or output pin on the device is specified by I<sub>off</sub> in the *Electrical Characteristics*.

#### 8.3.4 Balanced High-Drive CMOS Push-Pull Outputs

A balanced output allows the device to sink and source similar currents. The high drive capability of this device creates fast edges into light loads so impedance matching and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. Two outputs can be connected together for a stronger output drive strength. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

### 8.3.5 V<sub>cc</sub> Isolation

The I/O's of both ports will enter a high-impedance state when either of the supplies are at GND, while the other supply is still connected to the device. The maximum leakage into or out of any input or output pin on the device is specified by I<sub>off</sub> in the *Electrical Characteristics*.

#### 8.4 Device Functional Modes

Table 8-1 lists the functional modes of the SN74LVC2T45 device.

Table 8-1. Function Table (Each Transceiver)(1)

INPUT DIR	OPERATION
L	B data to A bus
Н	A data to B bus

(1) Input circuits of the data I/Os always are active.

## 9 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 9.1 Application Information

The SN74LVC2T45 device can be used in level-translation applications for interfacing devices or systems operating at different interface voltages with one another. The maximum data rate can be up to 420 Mbps when the device translates signal from 3.3 V to 5 V. It is recommended to tie all unused I/Os to GND. The device should not have any floating I/Os when changing translation direction.

#### 9.2 Typical Applications

#### 9.2.1 Unidirectional Logic Level-Shifting Application

Figure 9-1 shows an example of the SN74LVC2T45 being used in a unidirectional logic level-shifting application.




Figure 9-1. Unidirectional Logic Level-Shifting Application

#### 9.2.1.1 Design Requirements

Table 9-1 lists the pins and pin descriptions of the SN74LVC2T45 connections with SYSTEM-1 and SYSTEM-2.

NAME **FUNCTION DESCRIPTION** PIN SYSTEM-1 supply voltage (1.65 V to 5.5 V) 1  $V_{CCA}$  $V_{CC1}$ Output level depends on V<sub>CC1</sub> voltage. 2 Α1 OUT1 Output level depends on V<sub>CC1</sub> voltage. 3 A2 OUT2 **GND** GND Device GND 4 5 DIR DIR GND (low level) determines B-port to A-port direction. B2 IN2 Input threshold value depends on V<sub>CC2</sub> voltage. 6 Input threshold value depends on V<sub>CC2</sub> voltage. 7 В1 IN1 8 SYSTEM-2 supply voltage (1.65 V to 5.5 V)  $V_{CCB}$  $V_{CC2}$ 

Table 9-1. SN74LVC2T45 Pin Connections With SYSTEM-1 and SYSTEM-2

For this design example, use the parameters listed in Table 9-2.



**Table 9-2. Design Parameters** 


DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	1.65 V to 5.5 V
Output voltage range	1.65 V to 5.5 V

## 9.2.1.2 Detailed Design Procedure

To begin the design process, determine the following:

- · Input voltage range
  - Use the supply voltage of the device that is driving the SN74LVC2T45 device to determine the input voltage range. For a valid logic high, the value must exceed the V<sub>IH</sub> of the input port. For a valid logic low, the value must be less than the V<sub>IL</sub> of the input port.
- · Output voltage range
  - Use the supply voltage of the device that the SN74LVC2T45 device is driving to determine the output voltage range.

#### 9.2.1.3 Application Curve



Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback

#### 9.2.2 Bidirectional Logic Level-Shifting Application

Figure 9-2 shows the SN74LVC2T45 being used in a bidirectional logic level-shifting application. Because the SN74LVC2T45 does not have an output-enable (OE) pin, the system designer should take precautions to avoid bus contention between SYSTEM-1 and SYSTEM-2 when changing directions.




Figure 9-2. Bidirectional Logic Level-Shifting Application

#### 9.2.2.1 Design Requirements

Refer to Section 9.2.1.

#### 9.2.2.2 Detailed Design Procedure

Table 9-3 provides data transmission from SYSTEM-1 to SYSTEM-2 and then from SYSTEM-2 to SYSTEM-1.

STATE	DIR CTRL	I/O-1	I/O-2	DESCRIPTION
1	Н	Out	In	SYSTEM-1 data to SYSTEM-2
2	Н	Hi-Z	Hi-Z	SYSTEM-2 is getting ready to send data to SYSTEM-1. I/O-1 and I/O-2 are disabled. The bus-line state depends on pullup or pulldown. <sup>(1)</sup>
3	L	Hi-Z	Hi-Z	DIR bit is flipped. I/O-1 and I/O-2 still are disabled. The bus-line state depends on pullup or pulldown. <sup>(1)</sup>
4	L	In	Out	SYSTEM-2 data to SYSTEM-1

**Table 9-3. Data Transmission Sequence** 

(1) SYSTEM-1 and SYSTEM-2 must use the same conditions, that is, both pullup or both pulldown.


#### 9.2.2.2.1 Enable Times

Calculate the enable times for the SN74LVC2T45 using the following formulas:

- $t_{PZH}$  (DIR to A) =  $t_{PLZ}$  (DIR to B) +  $t_{PLH}$  (B to A)
- $t_{PZL}$  (DIR to A) =  $t_{PHZ}$  (DIR to B) +  $t_{PHL}$  (B to A)
- $t_{PZH}$  (DIR to B) =  $t_{PLZ}$  (DIR to A) +  $t_{PLH}$  (A to B)
- $t_{PZL}$  (DIR to B) =  $t_{PHZ}$  (DIR to A) +  $t_{PHL}$  (A to B)

In a bidirectional application, these enable times provide the maximum delay from the time the DIR bit is switched until an output is expected. For example, if the SN74LVC2T45 initially is transmitting from A to B, then the DIR bit is switched; the B port of the device must be disabled before presenting it with an input. After the B port has been disabled, an input signal applied to it appears on the corresponding A port after the specified propagation delay.

## 9.2.2.3 Application Curve



## 10 Power Supply Recommendations

## 10.1 Power-Up Considerations

A proper power-up sequence with inputs held at ground should be followed as listed:

- 1. Connect ground before any supply voltage is applied.
- 2. Power up V<sub>CCA</sub>.
- 3. V<sub>CCB</sub> can be ramped up along with or after V<sub>CCA</sub>.

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. The recommendation is to first power-up the input supply rail to help avoid internal floating while the output supply rail ramps up. However, both power-supply rails can be ramped up simultaneously.

Each  $V_{CC}$  pin must have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1  $\mu$ F is recommended. If there are multiple  $V_{CC}$  pins, 0.01  $\mu$ F or 0.022  $\mu$ F is recommended for each power pin. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. 0.1- $\mu$ F and 1- $\mu$ F capacitors are commonly used in parallel. The bypass capacitor must be installed as close to the power pin as possible for best results.

Table 10-1. Typical Total Static Power Consumption ( $I_{CCA} + I_{CCB}$ )

		pioui iotai o	tatio i omoi	oonoampiio	·· (·CCA · ·CC	D <i>)</i>
V			V <sub>CCA</sub>			UNIT
V <sub>CCB</sub>	0 V	1.8 V	2.5 V	3.3 V	5 V	ONIT
0 V	0	< 1	< 1	< 1	< 1	
1.8 V	< 1	< 2	< 2	< 2	2	
2.5 V	< 1	< 2	< 2	< 2	< 2	μA
3.3 V	< 1	< 2	< 2	< 2	< 2	
5 V	< 1	2	< 2	< 2	< 2	

Product Folder Links: SN74LVC2T45

## 11 Layout

## 11.1 Layout Guidelines

It is recommended to follow common printed-circuit board layout guidelines to ensure reliability of the device, such as the following:

- · Use bypass capacitors on the power supplies.
- Use short trace lengths to avoid excessive loading.
- Place pads on the signal paths for loading capacitors or pullup resistors to help adjust rise and fall times of signals depending on the system requirements.

#### 11.2 Layout Example






Figure 11-1. SN74LVC2T45 Layout Example



## 12 Device and Documentation Support

#### **12.1 Documentation Support**

#### 12.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, Implications of Slow or Floating CMOS Inputs application note
- Texas Instruments, Designing with SN74LVCXT245 and SN74LVCHXT245 Family of Direction controlled voltage translators application note

#### 12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 12.3 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 12.4 Trademarks

NanoFree<sup>™</sup> is a trademark of Texas Instruments.

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 12.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

#### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

www.ti.com 4-Nov-2023

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LVC2T45DCTR	ACTIVE	SM8	DCT	8	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 85	CT2 (R, Z)	Samples
SN74LVC2T45DCTRE4	ACTIVE	SM8	DCT	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CT2 (R, Z)	Samples
SN74LVC2T45DCTT	ACTIVE	SM8	DCT	8	250	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	CT2 (R, Z)	Samples
SN74LVC2T45DCTTG4	ACTIVE	SM8	DCT	8	250	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	CT2 (R, Z)	Samples
SN74LVC2T45DCUR	ACTIVE	VSSOP	DCU	8	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 85	(CT2J, CT2Q, CT2R, T2) CZ	Samples
SN74LVC2T45DCURE4	ACTIVE	VSSOP	DCU	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CT2R	Samples
SN74LVC2T45DCURG4	ACTIVE	VSSOP	DCU	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CT2R	Samples
SN74LVC2T45DCUT	ACTIVE	VSSOP	DCU	8	250	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 85	(CT2J, CT2Q, CT2R, T2) CZ	Samples
SN74LVC2T45DCUTG4	ACTIVE	VSSOP	DCU	8	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CT2R	Samples
SN74LVC2T45YZPR	ACTIVE	DSBGA	YZP	8	3000	RoHS & Green	SAC396   SNAGCU	Level-1-260C-UNLIM	-40 to 85	(TB, TB7, TBN)	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

## PACKAGE OPTION ADDENDUM

www.ti.com 4-Nov-2023

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74LVC2T45:

Automotive: SN74LVC2T45-Q1

Enhanced Product: SN74LVC2T45-EP

#### NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

• Enhanced Product - Supports Defense, Aerospace and Medical Applications



www.ti.com 18-Oct-2023

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC2T45DCTR	SM8	DCT	8	3000	180.0	12.4	3.15	4.35	1.55	4.0	12.0	Q3
SN74LVC2T45DCTR	SM8	DCT	8	3000	180.0	13.0	3.35	4.5	1.55	4.0	12.0	Q3
SN74LVC2T45DCTR	SM8	DCT	8	3000	177.8	12.4	3.45	4.4	1.45	4.0	12.0	Q3
SN74LVC2T45DCTT	SM8	DCT	8	250	180.0	12.4	3.15	4.35	1.55	4.0	12.0	Q3
SN74LVC2T45DCUR	VSSOP	DCU	8	3000	178.0	9.0	2.25	3.35	1.05	4.0	8.0	Q3
SN74LVC2T45DCURG4	VSSOP	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
SN74LVC2T45DCURG4	VSSOP	DCU	8	3000	178.0	9.0	2.25	3.35	1.05	4.0	8.0	Q3
SN74LVC2T45DCUT	VSSOP	DCU	8	250	178.0	9.0	2.25	3.35	1.05	4.0	8.0	Q3
SN74LVC2T45DCUTG4	VSSOP	DCU	8	250	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
SN74LVC2T45YZPR	DSBGA	YZP	8	3000	180.0	8.4	1.02	2.02	0.63	4.0	8.0	Q1
SN74LVC2T45YZPR	DSBGA	YZP	8	3000	178.0	9.2	1.02	2.02	0.63	4.0	8.0	Q1



www.ti.com 18-Oct-2023



\*All dimensions are nominal

7 il difficiolo die fiornifia									
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)		
SN74LVC2T45DCTR	SM8	DCT	8	3000	190.0	190.0	30.0		
SN74LVC2T45DCTR	SM8	DCT	8	3000	182.0	182.0	20.0		
SN74LVC2T45DCTR	SM8	DCT	8	3000	183.0	183.0	20.0		
SN74LVC2T45DCTT	SM8	DCT	8	250	190.0	190.0	30.0		
SN74LVC2T45DCUR	VSSOP	DCU	8	3000	180.0	180.0	18.0		
SN74LVC2T45DCURG4	VSSOP	DCU	8	3000	202.0	201.0	28.0		
SN74LVC2T45DCURG4	VSSOP	DCU	8	3000	180.0	180.0	18.0		
SN74LVC2T45DCUT	VSSOP	DCU	8	250	180.0	180.0	18.0		
SN74LVC2T45DCUTG4	VSSOP	DCU	8	250	202.0	201.0	28.0		
SN74LVC2T45YZPR	DSBGA	YZP	8	3000	182.0	182.0	20.0		
SN74LVC2T45YZPR	DSBGA	YZP	8	3000	220.0	220.0	35.0		





#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-187 variation CA.





NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.







#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.





NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.





DIE SIZE BALL GRID ARRAY



#### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated